



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/517,493	12/10/2004	Hirofumi Totsuka	032404-082	7124
21839 7590 11/16/2007 BUCHANAN, INGERSOLL & ROONEY PC POST OFFICE BOX 1404 ALEXANDRIA, VA 22313-1404			EXAMINER PERILLA, JASON M	
			ART UNIT 2611	PAPER NUMBER
			NOTIFICATION DATE 11/16/2007	DELIVERY MODE ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ADIPFDD@bipc.com  
debra.hawkins@bipc.com

<p align="center"><b>Office Action Summary</b></p>	<b>Application No.</b> 10/517,493	<b>Applicant(s)</b> TOTSUKA ET AL.	
	<b>Examiner</b> Jason M. Perilla	<b>Art Unit</b> 2611	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 03 October 2007.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 12 is/are pending in the application.
- 4a) Of the above claim(s) 5-12 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-4 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |  |
|--|--|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)<br>2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)<br>3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____<br>5) <input type="checkbox"/> Notice of Informal Patent Application<br>6) <input type="checkbox"/> Other: _____ |
|--|--|

### **DETAILED ACTION**

1. Claims 1-12 are pending in the instant application.

#### ***Information Disclosure Statement***

2. The information disclosure statements (IDS) submitted on December 10, 2004 and August 13, 2007 are in compliance with the provisions of 37 CFR § 1.97.

Accordingly, the information disclosure statements are being considered by the examiner.

#### ***Election/Restrictions***

3. Applicant's election without traverse of Group I (claims 1-10) in the reply filed on October 3, 2007 is acknowledged.
4. Claims 5-10 are withdrawn from further consideration pursuant to 37 CFR § 1.142(b) as being drawn to nonelected species. Claim 1 of the elected species A (claims 1-4) is, however, generic. Election was made **without** traverse in the reply filed on October 3, 2007.

#### ***Claim Rejections - 35 USC § 112***

5. The following is a quotation of the second paragraph of 35 U.S.C. § 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

6. Claim 3 is rejected under 35 U.S.C. § 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Regarding claim 3, the claim is indefinite because one skilled in the art is unable to determine what determining the predetermined time "at the outside" consists of.

Art Unit: 2611

There is no appropriate measure of any "outside" or "inside" time references to base an interpretation of the language upon.

***Claim Rejections - 35 USC § 103***

7. The following is a quotation of 35 U.S.C. § 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. Claim 1 is rejected under 35 U.S.C. § 103(a) as being unpatentable over Tagami (U.S. Pub. No. 2003/0091138).

Regarding claim 1, Tagami discloses, according to figure 3, a clock and data recovery circuit comprising: a data identifier (107) that identifies input data based on a clock generated by a voltage control oscillator (143); a frequency divider (201) that divides a frequency of the input data (101; "DATA INPUT SIGNAL"); a phase comparator (141) that detects a phase difference between a phase of the clock generated by the voltage control oscillator and a phase of the input data (output of ref 201 & see discussion below) of which frequency is divided by the frequency divider (201), and generates a phase difference signal (output of 141) to eliminate the detected phase difference; and the voltage control oscillator (131) that generates the clock by adjusting an oscillation frequency based on the phase difference signal, and outputs the clock to both the data identifier (107) and the phase comparator (141). The difference between claim 1 of the instant application and the disclosure of Tagami is that, in the instant application, a data signal (fig. 3, "input data") is fed directly to a frequency divider

Art Unit: 2611

(fig. 3, ref. 5) while in Tagami, the data signal is first fed to a preliminary phase locked loop "PLL" (fig. 3, ref. 103) before being sent to the frequency divider (201). However, Tagami's figure 3 embodiment is an advance over his prior art figure 6 which provides the data signal directly to a phase comparator. It is an advantage because the data signal is conditioned by the additional PLL. Furthermore, while a technical distinction may be made that, in Tagami's figure 3, the output of the PLL 103 is no longer "data" being divided by the frequency divider 201, one skilled in the art would find it obvious to remove the PLL 103 to arrive at the claimed invention, and it has been held that an omission of an element and its function in a combination where the remaining elements perform the same functions as before involves only routine skill in the art. In re Karlson, 311 F.2d 581 (C.C.P.A. 1963).

9. Claims 2 and 3 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Tagami in view of Chen et al (U.S. Pat. No. 7162002; "Chen").

Regarding claim 2, Tagami discloses the limitations of claim 1 as applied above. Further, Tagami discloses that the phase comparator detects a phase difference between a phase generated from the voltage controlled oscillator and a phase of input data of which frequency is divided by the frequency divider, and generates the phase difference signal as applied to claim 1 above. Tagami does not explicitly disclose that a variable delaying unit that generates a delay clock which is obtained by delaying the clock generated by the voltage control oscillator by a predetermined time being present between the voltage control oscillator and the phase comparator. However, the use of various filters, dividers and delay elements in the feedback loop of a PLL between its

oscillator and phase detector is notoriously known in the art. (See, for example, Saeki, U.S. Pub. No. 2002/0021153; Hsu et al, U.S. Pub. No. 2003/0227990; Eitrheim, U.S. Pat. No. 5687202; Gossmann et al U.S. Pub. No. 2001/0036240). Furthermore, Chen discloses the use of a phase rotation or delay element (fig. 2, ref. 205). Chen's phase rotator is, as broadly as claimed, a delay element because it can be used to cause a phase shift which, definitively, is the same as a delay. Chen also teaches that the delay element can be used to determine "fine frequency control" (col. 1, lines 45-50).

Therefore, it would have been obvious to one having ordinary skill in the art at the time which the invention was made that a delay element could be inserted between the oscillator and phase comparator of Tagami as suggested by Chen because it could provide for better fine frequency control.

Regarding claim 3, Tagami in view of Chen disclose the limitations of claim 2 as applied above. Furthermore, in the combination of Tagami in view of Chen, the predetermined time used for the delay is set, as broadly as claimed, "at the outside" because it takes an independent input.

10. Claim 4 is rejected under 35 U.S.C. § 103(a) as being unpatentable over Tagami in view of Chen and Ishihara (U.S. Pat. No. 5557648).

Regarding claim 4, Tagami in view of Chen disclose the limitations of claim 2 as applied above. Tagami in view of Chen do not explicitly disclose a duty ratio detector that determines a delay time to be used to delay the clock generated by the voltage control oscillator based on a duty ratio of the input data, and outputs the determined delay time to the variable delaying unit. Rather, Chen only suggests that the delay

Art Unit: 2611

could provide or fine synchronization and does not describe exactly where the input to the delay element should be provided from. However, using the duty cycle of input data as input to a PLL element is well known as evidenced by Ishihara. Ishihara discloses a control circuit (fig. 8, ref. 8) that performs duty ratio detection (col. 10, lines 42-46) and provides it as input to a sample and hold circuit. Therefore, it would have been obvious to one having ordinary skill in the art at the time which the invention was made that a duty ratio detector as suggested by Ishihara could be used as input to the delay element of Chen in the combination of Tagami in view of Chen because the use of the duty cycle of input data as inputs to a PLL control loop is well known in the art.


### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jason M. Perilla whose telephone number is (571) 272-3055. The examiner can normally be reached on M-F 8-5 EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chieh M. Fan can be reached on (571) 272-3042. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.


Art Unit: 2611

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.



Jason M. Perilla  
October 30, 2007

jmp



CHIEH M. FAN  
SUPERVISORY PATENT EXAMINER